Abstract: 2T-2MTJ STT-MRAM suffers from the intrinsic stochastic switching behaviors of MTJ, "source degeneration" and leakage current problem of its access transistors, which could cause erroneous operations including write error and hold error. To mitigate those erroneous operations, Dynamic Voltage Threshold based High Voltage Threshold NMOS (HVTnDTMOS) is used as access transistors of 2T-2MTJ to increase writing current and reducing leakage current. Simulation results show that the optimized design reduces write error rate by about 13.3% and 0.062‰ reduction in hold error rate for each memory cell on the same condition of cell area and operating scheduling, compared with traditional 2T-2MTJ structure.
Introduction
STT-MRAM shows remarkable potential in high performance on-chip memory thanks to its high-speed operation, infinite endurance, non-volatility and scalability. However, it is hampered by several reliability issues due to the unique characteristic of its data storage element, Magnetic Tunnel Junction (MTJ). On the one hand, the switching behavior between two states is stochastic and mainly affected by applied current intensity [1] , which leads to some write errors [2] , read disturbances and hold errors [3] . On the other hand, the low (tunnel magnetoresistance) TMR ratios and resistance of MTJ increase the influence of PVT variations, especially from the access transistors [4] . Several designs including error detecting circuits, auxiliary circuits, memory cells and sense amplifiers have been proposed to solve those issues in recent years [5] .
2T-2MTJ memory cell [6] becomes one of the top choices for its significantly increasing the reliability of read operation. However, its reliability of write and hold operations are significantly constrained by the use of standard NMOSs as access transistors. Some write errors caused by deficiency of writing current due to its "source degeneration" issue, and some hold errors occur because of its high leakage current.
To mitigate those erroneous operations, dynamic voltage threshold (DT) technology [7] and HVT-NMOS are used to design the 2DT-2MTJ memory cell for higher writing current and lower leakage current. The main feature of DT-based NMOS (nDTMOS) is the significant reduction of its on-resistance while its offresistance keeps the same. Which is verified by comparing with conventional 2T-2MTJ structure, using a CMOS 40 nm design kit and compact model of perpendicular anisotropy CoFeB/MgO MTJ [8] .
The rest of this paper is organized as follows. In Section II, the structure of 2DTMOS-2MTJ memory cell is described. In Sections III, the operation principles of proposed design is simulated using a MTJ/CMOS hybrid circuit. This circuit is also used to demonstrate the penalty and efficacy of purposed designs in Section IV. Finally, the conclusion is provided in Section V. Fig. 1a shows the proposed structure of 2DT-2MTJ memory cell. Two perpendicular-anisotropy CoFeB-MgO MTJs are used as storage medium. And two HVTnDTMOS are employed to control the current flowing through MTJ according to the potential of word line (WL), with the cooperation of source lines (SL and SR) and bit lines (BL and BR). Fig. 1b shows a standard structure of DTMOS based on triple well process. Where a extra deep N well is implemented underlying the P-Well, making it possible to control substrate potential. Different from standard NMOS, the substrate terminal of DTMOS is shorted to its gate terminal. As a result, its threshold voltage (V T ) can be reduced by increasing the gate-source voltage (V GS ) because of body effect. Which causes a higher drain-source current (I DS ) than standard NMOS during the ON state but their leakage currents keep the same when OFF. Fig. 1c shows the normal structure and the switching behaviors of a perpendicular-anisotropy CoFeB-MgO MTJ. as a two-terminal device, MTJ has two steady states, P and AP. Which is corresponding to two resistance value RP and RAP, respectively. Tunneling Magneto-resistance Ratio (TMR) is used to describe the relationship between R P and R AP : TMR ¼ R AP ÀR P R P
Proposed structure
. Its standard structure comprises two ferromagnetic layers (fixed layer and free layer) with a thin oxide layer (MgO usually) in between. The fixed layer is magnetically pinned. And the magnetic polarization of free layer can be changed to be parallel (P) or anti-parallel (AP) to fixed layer, according to the stored date of MTJ.
3 Operation principles Fig. 2 shows the equivalent circuit of memory block. Which is used to simulate the read, write and hold operations of 2DT-2MTJ memory cell. Its read cycle can be divided into three phases: precharge, dicharge and sample. At the beginning of a precharge phase, the PC rises to activate the Precharge circuit, SEL rises and R/W keeps LOW to set the output of Data-In circuit to high-Z, and ENR keeps low to make PCSA work in precharge mode. During this phase, WL keeps low to close access transistors. So the the voltage of BL and BR are charged to a middle level (V M ¼ 0:3 v say). The discharge phase starts when PC falls followed by WL's rising. During this phase, the access transistors of memory cell are opened, discharge BL and BR through the two branches. The discharge rates depends on the data stored in memory cell, makes the potential difference Between BL and BR at the end of discharge phase. Which can be hold before sample phase because the WL falls after discharging. ENR rises to activate PCSA and start to sample the potential difference between BL and BR and output it.
Its write cycle consists of two phases: precharge and electrify. During precharge phase, PC and ENR keep LOW to close Precharge circuit and PCSA, respectively. Meanwhile, SEL and R/W rises to set the output of Data-In circuit according to date to write (input from D). BL and SR rise with BR and SL keep LOW when write "1" and the situation is opposite when write "0". On the arrival of rising edge of WL, currents of opposite directions start to flow through the two MTJs to assign its value. Table I . Fig. 4a shows the layout of the proposed memory cell with triple well process. Compared with 2T-2MTJ layout, the increased area of 2DT-2MTJ comes from two aspects of space between adjacent P well and substrate contact of each cell, according to 40 nm design rules. In practical design, memory cells who share the same word line are operated in the same mode at the same time. So the space between them can be narrowed by sharing the same substrate. However, it is necessary to allot substrate contact for each memory cell, because the resistance of substrate between power wire and chosen transistor reduces the forward-bias voltage to weaken the body effect. In summary, the use of DT technology and triple-well process brings about additional 0.0816 um 2 for every memory cell according to layout layer information.
Efficacy for write error
Since the success rate of write operation is mainly restricted by the magnitude of write current in a specified time. The equivalent circuit in Fig. 2 , MTJ model in Fig. 1 and layout layer information in Fig. 4 are used to compare the write currents of 2T-2MTJ and 2DT-2MTJ memory cells on the same condition of cell area to verify the efficacy for write error. Where the supply voltage and temper are set to 0.9 V and 25°C. 5 shows their magnitude of write currents and expected switching time, which is calculated by Sun's model [10] to ensure the write error rate below 6 Â 10 À10 versus various cell areas. Since DT technology brings an significant increase in writing current, especially for write AP, and reduces expected time by 340 ps to 616 ps. The write error rate shall be reduced about 13.3% for switching from AP to P when its conduction phase is set to 1 ns, according to the analytical macro-spin modeling of STT-MTJ [11].
Efficacy for hold error
To analyse its efficacy for hold error, the above simulation circuits, parameters and HSpice model are used to compare the leakage currents and corresponding hold error rates of 2DT-2MTJ and 2T-2MTJ. In summary, the introduction of DT technology brings a 0.0609‰ to 0.0628‰ decrease in hold error rate for each memory cell at the same cell area.
Conclusion
In this paper, HVT-nDTMOS is used as the transistors of 2DTMOS-2MTJ memory cell to mitigate its erroneous operations including read error and hold error. To verify this design, a MTJ/CMOS hybrid model is built with CMOS 40 nm design kit and compact model of perpendicular-anisotropy CoFeB/MgO MTJ to compare the proposed design with conventional 2T-2MTJ STT-MRAM. Which shows that, the introduction of DT technology provides over 13.3% reduction in write error rate and about 0.062‰ reduction in hold error rate in 1000 ns for each memory cell under the same condition of area, write cycle (1 ns for electrify), worst hold case (the voltage between bit lines keeps 0.9 v for 1 ns). This design can contribute greatly to the design of high-performance and high-capacity STT-MRAM. (a) leakage current and its (b) corresponding hold error versus various areas of memory array.
